A Scalable Design Approach to Efficiently Map Applications on CGRAs - Département Métrologie Instrumentation & Information Accéder directement au contenu
Communication Dans Un Congrès Année : 2016

A Scalable Design Approach to Efficiently Map Applications on CGRAs

Résumé

Coarse-Grained Reconfigurable Architectures (CGRAs) are promising high-performance and power-efficient platforms. However, their uses are still limited because of the current capability of the mapping tools. This paper presents a new scalable efficient design flow to map applications written in high level language on CGRAs. This approach leverages on simultaneous scheduling and binding steps respectively based on a heuristic and an exact method stochastically degenerated. The formal graph model of the application, obtained after compilation, is backward traversed and dynamically transformed when needed to allow for a better exploration of the design space. Results show that our approach is scalable, finds most of the time the best solutions i.e. the mappings with the shortest latencies, achieves lowest failure rate in carrying out solutions, provides lower computation time and explores more efficiently the solution space than the state of the art methods.
Fichier principal
Vignette du fichier
article_SatyajitDas.pdf (446.54 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-01347764 , version 1 (25-03-2020)

Identifiants

Citer

Satyajit Das, Kevin Martin, Philippe Coussy, Thomas Peyret, Gwenolé Corre, et al.. A Scalable Design Approach to Efficiently Map Applications on CGRAs. IEEE Computer Society Annual Symposium on VLSI, Jul 2016, Pittsburgh, United States. pp.7560275, ⟨10.1109/ISVLSI.2016.54⟩. ⟨hal-01347764⟩
333 Consultations
118 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More