Implementation Scenario for Teaching Partial Reconfiguration of FPGA

Pierre Leray (1) , Amor Nafkha (1) , Christophe Moy (1)

1 IETR - Institut d'Electronique et de Télécommunications de Rennes

We present in this paper a lab on partial reconfiguration (PR) of FPGA for a video application. This lab is dedicated to last year engineering students. The implementation target is a Xilinx Virtex5 of a ML506 design kit board. The structure of the proposed design, as well as the designing steps and the obtained results are detailled. This lab is based on the research done by the authors in the domain of software radio and cognitive radio during last decade.

Keywords: partial reconfiguration of FPGA; Virtex; ICAP; education

Domains: Engineering Sciences [physics]; Electronics

Pierre Leray, Amor Nafkha, Christophe Moy. Implementation Scenario for Teaching Partial Reconfiguration of FPGA. 6th International Workshop on Reconfigurable Communication Centric Systems-on-Chip (ReCoSoC), Jun 2011, Montpellier, France. ⟨hal-00606401⟩