A 1.62GS/s Time-Interleaved SAR ADC with fully digital background mismatch calibration achieving interleaving spurs below 70dBFS - CentraleSupélec Access content directly
Conference Papers Year : 2014

A 1.62GS/s Time-Interleaved SAR ADC with fully digital background mismatch calibration achieving interleaving spurs below 70dBFS

Abstract

Today's applications such as broadband satellite receivers, cable TVs, and software-defined radios require highly efficient ADCs with high sampling rates and high resolutions. A time-interleaved ADC (TIADC) is a popular architecture used to achieve this goal. However, this structure suffers from mismatches between the sub-converters, which cause errors on the output signal, and more significantly, decrease the SFDR. These mismatches can be a severe limitation in applications such as satellite reception, where both narrowband and wideband signals are used. This paper introduces digital derivative-based estimation of timing mismatches. Gain, offset and skew mismatch calibrations are performed entirely in the digital domain through equalization.
Fichier principal
Vignette du fichier
ISSCC final.pdf (3.15 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01075055 , version 1 (19-01-2015)

Identifiers

Cite

Nicolas Le Dortz, J.-P. Blanc, Thierry Simon, Sarah Verhaeren, E. Rouat, et al.. A 1.62GS/s Time-Interleaved SAR ADC with fully digital background mismatch calibration achieving interleaving spurs below 70dBFS. ISSCC 2014, Feb 2014, San Franscisco, United States. pp.386-388, ⟨10.1109/ISSCC.2014.6757481⟩. ⟨hal-01075055⟩
435 View
701 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More