Investigation of trap states in Gallium Phosphide / Silicon heterojunction devices from capacitance techniques - CentraleSupélec Access content directly
Conference Poster Year :

Investigation of trap states in Gallium Phosphide / Silicon heterojunction devices from capacitance techniques

Domains

Materials Science [cond-mat.mtrl-sci] Micro and nanotechnologies/Microelectronics Electric power Optics / Photonic Materials

Jean-Paul KLEIDER  : Connect in order to contact the contributor

https://hal-centralesupelec.archives-ouvertes.fr/hal-01801510

Submitted on : Monday, May 28, 2018-2:53:00 PM

Last modification on : Friday, March 24, 2023-2:53:07 PM

Not file

Dates and versions

hal-01801510 , version 1 (28-05-2018)

Identifiers

  • HAL Id : hal-01801510 , version 1

Cite

Médéric Descazeaux, Delfina Munoz, Arouna Darga, Jean-Paul Kleider. Investigation of trap states in Gallium Phosphide / Silicon heterojunction devices from capacitance techniques. EMRS Spring Meeting 2018, Jun 2018, Strasbourg, France. ⟨hal-01801510⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

CEA UNIV-SAVOIE UPMC UGA CNRS CENTRALESUPELEC GEEPS PHEMADIC DRT UNIV-PARIS-SACLAY LITEN SORBONNE-UNIVERSITE CEA-GRE SU-SCIENCES GS-ENGINEERING GS-PHYSIQUE INSTITUT-SCIENCES-LUMIERE INES
89 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More