Investigation of trap states in Gallium Phosphide / Silicon heterojunction devices from capacitance techniques - Archive ouverte HAL Access content directly
Conference Poster Year :

Investigation of trap states in Gallium Phosphide / Silicon heterojunction devices from capacitance techniques

(1) , (2) , (3) , (3)
1
2
3
Not file

Dates and versions

hal-01801510 , version 1 (28-05-2018)

Identifiers

  • HAL Id : hal-01801510 , version 1

Cite

Médéric Descazeaux, Delfina Munoz, Arouna Darga, Jean-Paul Kleider. Investigation of trap states in Gallium Phosphide / Silicon heterojunction devices from capacitance techniques. EMRS Spring Meeting 2018, Jun 2018, Strasbourg, France. ⟨hal-01801510⟩
84 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More