HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Analog bandwidth mismatch compensation for time-interleaved ADCs using FD-SOI technology

Abstract : This paper introduces an analog bandwidth mismatch compensation technique for Time-Interleaved Analog-to-Digital Converters (TI-ADCs). It takes advantage of a Fully Depleted Silicon On Insulator (FD-SOI) technology to compensate for the bandwidth mismatch errors among channels. Our technique utilizes the body-effect to adjust the on-resistance of the sampling switch, by means of a 6-bit Digital-to-Analog-Converter (DAC). Simulations of a 2-channel TI-ADC running at fs= 4GHz shows the effectiveness of the correction. The spurious-free dynamic range (SFDR) is improved from 44.63 dB to 83.12 dB for a sine-wave just below the Nyquist frequency(fNyquist) of 2 GHz.
Complete list of metadata

https://hal-centralesupelec.archives-ouvertes.fr/hal-01659299
Contributor : Caroline Lelandais-Perrault Connect in order to contact the contributor
Submitted on : Friday, December 8, 2017 - 11:48:11 AM
Last modification on : Tuesday, April 5, 2022 - 3:36:54 AM

Identifiers

Citation

Alexandre Mas, Eric André, Caroline Lelandais-Perrault, Filipe Vinci dos Santos, Philippe Benabes. Analog bandwidth mismatch compensation for time-interleaved ADCs using FD-SOI technology. 2017 IEEE International Symposium on Circuits and Systems (ISCAS 2017) , May 2017, Baltimore, MD, United States. ⟨10.1109/ISCAS.2017.8050246⟩. ⟨hal-01659299⟩

Share

Metrics

Record views

98